riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Plusargs -- tilelink timeout detection from the command line (#752)

Browse Source 
* util: PlusArg gives Chisel access to the command-line

* tilelink2: add a progress watchdog to Monitors
This commit is contained in:
Wesley W. Terpstra
2017-05-18 22:49:59 -07:00
committed by GitHub
parent 20704b1454
commit 7f1d3c445f
5 changed files with 52 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
vsim/Makefrag
View File

@ -6,6 +6,7 @@
bb_vsrcs = \
$(base_dir)/vsrc/jtag_vpi.v \
$(base_dir)/vsrc/plusarg_reader.v \
$(base_dir)/vsrc/ClockDivider2.v \
$(base_dir)/vsrc/ClockDivider3.v \
$(base_dir)/vsrc/AsyncResetReg.v \