riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

remove unnecessary whitespace. Fix grammar.

Browse Source
This commit is contained in:
Megan Wachs 2017-06-05 16:18:57 -07:00 committed by GitHub
parent 8440c4b1c4
commit 7afd5e6070
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/util/PlusArg.scala
View File

@ -9,7 +9,6 @@ class plusarg_reader(val format: String, val default: Int, val docstring: String
val io = new Bundle {
val out = UInt(OUTPUT, width = 32)
}
}
object PlusArg
@ -17,7 +16,7 @@ object PlusArg
// PlusArg("foo") will return 42.U if the simulation is run with +foo=42
// Do not use this as an initial register value. The value is set in an
// initial block and thus accessing it from another initial is racey.
// Add a docstring to document the arg, which can be dumped in elaboration
// Add a docstring to document the arg, which can be dumped in an elaboration
// pass.
def apply(name: String, default: Int = 0, docstring: String = ""): UInt =