riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

ahb: make MMIO channels specifiy bus type (we will have more than one bridge)

Browse Source
This commit is contained in:
Wesley W. Terpstra
2016-05-26 14:14:56 -07:00
committed by Andrew Waterman
parent f3a557b67b
commit 7a24527448
2 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/Configs.scala
View File

@ -218,7 +218,7 @@ class BaseConfig extends Config (
true
}
case NExtInterrupts => 2
case NExtMMIOChannels => 0
case NExtMMIOAXIChannels => 0
case PLICKey => PLICConfig(site(NTiles), site(UseVM), site(NExtInterrupts), 0)
case DMKey => new DefaultDebugModuleConfig(site(NTiles), site(XLen))
case FDivSqrt => true