riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Make perf counters optional

Browse Source
This commit is contained in:
Andrew Waterman 2015-09-28 13:55:55 -07:00
parent 353b00c8a1
commit 79cdf6efc0
3 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rocket

@ -1 +1 @@
Subproject commit 8d3131327b3d33579371547b7c5a7f90cde3ad2b
Subproject commit ce86dc3c54dd7ff075d92d81126208b3c74f08cb

1
src/main/scala/Configs.scala
View File

@ -103,6 +103,7 @@ class DefaultConfig extends ChiselConfig (
case FetchWidth => 1
case RetireWidth => 1
case UseVM => true
case UsePerfCounters => true
case FastLoadWord => true
case FastLoadByte => false
case FastMulDiv => true

2
zscale

@ -1 +1 @@
Subproject commit 6808b47ae32290ed603694261706b1156adafc9f
Subproject commit 461e7ee16bb15144e14c42855bf2ee23abd51806