riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

forgot to comment out hwacha

Browse Source
This commit is contained in:
Yunsup Lee 2014-09-01 09:01:36 -07:00
parent 0d18e491c7
commit 7734285507
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/RocketChip.scala
View File

@ -233,7 +233,7 @@ class Top extends Module {
val hc = hwacha.HwachaConfiguration(as, vic, dc, 8, 256, ndtlb = 8, nptlb = 2) val hc = hwacha.HwachaConfiguration(as, vic, dc, 8, 256, ndtlb = 8, nptlb = 2)
val fpu = if (HAS_FPU) Some(FPUConfig(sfmaLatency = 2, dfmaLatency = 3)) else None val fpu = if (HAS_FPU) Some(FPUConfig(sfmaLatency = 2, dfmaLatency = 3)) else None
val rc = RocketConfiguration(tl, as, ic, dc, fpu val rc = RocketConfiguration(tl, as, ic, dc, fpu
,rocc = (c: RocketConfiguration) => (new hwacha.Hwacha(hc, c)) //,rocc = (c: RocketConfiguration) => (new hwacha.Hwacha(hc, c))
) )
val io = new VLSITopIO(HTIF_WIDTH) val io = new VLSITopIO(HTIF_WIDTH)