riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Bump rocket; remove ICacheBufferWays parameter

Browse Source
This commit is contained in:
Andrew Waterman 2016-07-14 12:47:41 -07:00
parent 18ea58c85f
commit 768403f8fa
2 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rocket

@ -1 +1 @@
Subproject commit 65c16780535f702d7cb1f20d91146e196a593f9f Subproject commit 31639c6a33d7ac5805aa11512b8d300c9f03e998

2
src/main/scala/Configs.scala
View File

@ -129,7 +129,6 @@ class BaseConfig extends Config (
case NTLBEntries => findBy(CacheName) case NTLBEntries => findBy(CacheName)
case CacheIdBits => findBy(CacheName) case CacheIdBits => findBy(CacheName)
case SplitMetadata => findBy(CacheName) case SplitMetadata => findBy(CacheName)
case ICacheBufferWays => Knob("L1I_BUFFER_WAYS")
case "L1I" => { case "L1I" => {
case NSets => Knob("L1I_SETS") //64 case NSets => Knob("L1I_SETS") //64
case NWays => Knob("L1I_WAYS") //4 case NWays => Knob("L1I_WAYS") //4
@ -318,7 +317,6 @@ class BaseConfig extends Config (
case "L1D_WAYS" => 4 case "L1D_WAYS" => 4
case "L1I_SETS" => 64 case "L1I_SETS" => 64
case "L1I_WAYS" => 4 case "L1I_WAYS" => 4
case "L1I_BUFFER_WAYS" => false
case _ => throw new CDEMatchError case _ => throw new CDEMatchError
} }
) )