riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2 Fuzzer: only generate legal atomics

Browse Source
This commit is contained in:
Wesley W. Terpstra 2016-09-21 12:35:57 -07:00
parent f5d604d8f8
commit 7636e772c8
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/uncore/tilelink2/Fuzzer.scala
View File

@ -138,7 +138,8 @@ class TLFuzzer(
// Increment random number generation for the following subfields
val inc = Wire(Bool())
val inc_beat = Wire(Bool())
val arth_op = noiseMaker(3, inc)
val arth_op_3 = noiseMaker(3, inc)
val arth_op = Mux(arth_op_3 > UInt(4), UInt(4), arth_op_3)
val log_op = noiseMaker(2, inc)
val amo_size = UInt(2) + noiseMaker(1, inc) // word or dword
val size = noiseMaker(sizeBits, inc)