riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Update README.md (#748)

Browse Source
This commit is contained in:
Henry Cook 2017-05-17 14:53:56 -07:00 committed by GitHub
parent dfabf68d9c
commit 733ebbce0e
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
README.md
View File

@ -1,4 +1,4 @@
Rocket Chip Generator [![Build Status](https://travis-ci.org/ucb-bar/rocket-chip.svg?branch=master)](https://travis-ci.org/ucb-bar/rocket-chip) Rocket Chip Generator :rocket: [![Build Status](https://travis-ci.org/freechipsproject/rocket-chip.svg?branch=master)](https://travis-ci.org/freechipsproject/rocket-chip)
===================== =====================
This repository contains the Rocket chip generator necessary to instantiate This repository contains the Rocket chip generator necessary to instantiate
@ -167,8 +167,8 @@ are dynamically negotiated between modules.
* **groundtest** * **groundtest**
This RTL package generates synthesizeable hardware testers that emit randomized This RTL package generates synthesizeable hardware testers that emit randomized
memory access streams in order to stress-tests the uncore memory hierarchy. memory access streams in order to stress-tests the uncore memory hierarchy.
* **junctions** * **jtag**
This RTL package provides definitions for bus interfaces and generates a variety of protocol converters. This RTL package provides definitions for generating JTAG bus interfaces.
* **regmapper** * **regmapper**
This utility package generates slave devices with a standardized interface for accessing their memory-mapped registers. This utility package generates slave devices with a standardized interface for accessing their memory-mapped registers.
* **rocket** * **rocket**