riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

print stack trace if elaboration fails

Browse Source
This commit is contained in:
Andrew Waterman 2012-11-20 05:39:48 -08:00
parent 4d73e6e38a
commit 7330deb13a
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Makefrag
View File

@ -4,7 +4,7 @@ MODEL := Top
CXX := g++ CXX := g++
CXXFLAGS := -O2 CXXFLAGS := -O2
SBT := java -Xmx1024M -Xss8M -XX:MaxPermSize=128M -jar sbt-launch.jar SBT := java -Xmx2048M -Xss8M -XX:MaxPermSize=128M -jar sbt-launch.jar
#-------------------------------------------------------------------- #--------------------------------------------------------------------
# Tests # Tests

4
project/build.scala
View File

@ -12,7 +12,8 @@ object BuildSettings extends Build {
//unmanagedBase <<= baseDirectory { base => base / ".." / custom_lib" }, //unmanagedBase <<= baseDirectory { base => base / ".." / custom_lib" },
organization := buildOrganization, organization := buildOrganization,
version := buildVersion, version := buildVersion,
scalaVersion := buildScalaVersion scalaVersion := buildScalaVersion,
traceLevel := 15
) )
lazy val chisel = Project("chisel", file("chisel"), settings = buildSettings) lazy val chisel = Project("chisel", file("chisel"), settings = buildSettings)
@ -61,5 +62,4 @@ object BuildSettings extends Build {
} }
} }
) )
} }