riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

rocketchip Periphery: move atomics before WidthWidget => 64-bit AMOs

Browse Source
This commit is contained in:
Wesley W. Terpstra 2016-10-28 15:05:49 -07:00
parent 015c3b862a
commit 72a7948ad2
1 changed files with 2 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/main/scala/rocketchip/BaseTop.scala
View File

@ -45,10 +45,9 @@ abstract class BaseTop[+C <: BaseCoreplex](buildCoreplex: Parameters => C)(impli
lazy val legacyAddrMap = GenerateGlobalAddrMap(q, coreplex.l1tol2.node.edgesIn(0).manager.managers) lazy val legacyAddrMap = GenerateGlobalAddrMap(q, coreplex.l1tol2.node.edgesIn(0).manager.managers)
peripheryBus.node := peripheryBus.node :=
TLBuffer()(
TLAtomicAutomata(arithmetic = p(PeripheryBusKey).arithAMO)(
TLWidthWidget(p(SOCBusKey).beatBytes)( TLWidthWidget(p(SOCBusKey).beatBytes)(
socBus.node))) TLAtomicAutomata(arithmetic = p(PeripheryBusKey).arithAMO)(
socBus.node))
TopModule.contents = Some(this) TopModule.contents = Some(this)
} }