riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Add M_FLUSH_ALL command

Browse Source
This commit is contained in:
Andrew Waterman 2016-05-31 19:25:31 -07:00
parent 8afdd7e3da
commit 6d82c0d156
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
uncore/src/main/scala/consts.scala
View File

@ -26,7 +26,7 @@ trait MemoryOpConstants {
val M_PFR = UInt("b00010"); // prefetch with intent to read val M_PFR = UInt("b00010"); // prefetch with intent to read
val M_PFW = UInt("b00011"); // prefetch with intent to write val M_PFW = UInt("b00011"); // prefetch with intent to write
val M_XA_SWAP = UInt("b00100"); val M_XA_SWAP = UInt("b00100");
val M_NOP = UInt("b00101"); val M_FLUSH_ALL = UInt("b00101") // flush all lines
val M_XLR = UInt("b00110"); val M_XLR = UInt("b00110");
val M_XSC = UInt("b00111"); val M_XSC = UInt("b00111");
val M_XA_ADD = UInt("b01000"); val M_XA_ADD = UInt("b01000");