riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

minor cache param cleanup

Browse Source
This commit is contained in:
Henry Cook committed 2014-08-19 11:38:46 -07:00
1 parent 2de268b3b1
commit 6a4193cf90
2 files changed
+3 -3
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

rocket/src/main/scala/nbdcache.scala
+3 -2
View File
@@ -7,11 +7,12 @@ import Util._
case object StoreDataQueueDepth extends Field[Int]
case object ReplayQueueDepth extends Field[Int]
case object NMSHRs extends Field[Int]
case object NTLBEntries extends Field[Int]
case object CoreReqTagBits extends Field[Int]
case object CoreDataBits extends Field[Int]
case object ECCCode extends Field[Code]
case object LRSCCycles extends Field[Int]
//TODO PARAMS Also used by icache: is this ok?:
case object NTLBEntries extends Field[Int]
case object ECCCode extends Field[Code]
abstract trait L1HellaCacheParameters extends CacheParameters {
val indexmsb = untagBits-1