riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

[tilelink2] Add unit tests for many TL2 components

Browse Source 
These tests mostly use the Fuzzer and RAMModel to check that adapters
correctly handle randomly generated legal traffic.
This commit is contained in:
Henry Cook
2016-09-28 15:11:05 -07:00
committed by Henry Cook
parent 81123f84c9
commit 69e121260e
11 changed files with 282 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

30
src/main/scala/unittest/Configs.scala
View File

@ -31,3 +31,33 @@ class WithUncoreUnitTests extends Config(
)
class UncoreUnitTestConfig extends Config(new WithUncoreUnitTests ++ new BaseConfig)
class WithTL2UnitTests extends Config(
(pname, site, here) => pname match {
case UnitTests => (p: Parameters) => {
Seq(
//Module(new uncore.tilelink2.TLRAMSimpleTest(1)),
//Module(new uncore.tilelink2.TLRAMSimpleTest(4)),
//Module(new uncore.tilelink2.TLRAMSimpleTest(16)),
Module(new uncore.tilelink2.TLRAMFragmenterTest(4, 256)),
Module(new uncore.tilelink2.TLRAMFragmenterTest(16, 64)),
Module(new uncore.tilelink2.TLRAMFragmenterTest(4, 16)),
Module(new uncore.tilelink2.TLRAMXbarTest(1)),
Module(new uncore.tilelink2.TLRAMXbarTest(2)),
Module(new uncore.tilelink2.TLRAMXbarTest(8)),
//Module(new uncore.tilelink2.TLMulticlientXbarTest(4,4)),
//Module(new uncore.tilelink2.TLMulticlientXbarTest(1,4)),
Module(new uncore.tilelink2.TLRAMWidthWidgetTest(1,1)),
Module(new uncore.tilelink2.TLRAMWidthWidgetTest(4,4)),
Module(new uncore.tilelink2.TLRAMWidthWidgetTest(16,16)),
Module(new uncore.tilelink2.TLRAMWidthWidgetTest(4,64)),
Module(new uncore.tilelink2.TLRAMWidthWidgetTest(64,4)),
Module(new uncore.tilelink2.TLRR0Test),
Module(new uncore.tilelink2.TLRR1Test),
Module(new uncore.tilelink2.TLRAMCrossingTest)
)
}
case _ => throw new CDEMatchError
})
class TL2UnitTestConfig extends Config(new WithTL2UnitTests ++ new BasePlatformConfig)