riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fix assert

Browse Source
This commit is contained in:
Henry Cook 2015-03-17 00:23:35 -07:00
parent 40a5059cee
commit 672fbb574f
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
uncore/src/main/scala/cache.scala
View File

@ -958,6 +958,7 @@ class L2AcquireTracker(trackerId: Int, bankId: Int) extends L2XactTracker {
//TODO: Assumes in-order network //TODO: Assumes in-order network
assert(!(state === s_idle && io.inner.acquire.fire() && assert(!(state === s_idle && io.inner.acquire.fire() &&
!io.iacq().isSubBlockType() &&
io.iacq().addr_beat != UInt(0)), io.iacq().addr_beat != UInt(0)),
"AcquireTracker initialized with a tail data beat.") "AcquireTracker initialized with a tail data beat.")
} }