riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

TLBuffer: Create a wrapper module for TLBufferChain, to allow for more stable naming

Browse Source
This commit is contained in:
Megan Wachs
2017-08-31 13:00:37 -07:00
committed by Wesley W. Terpstra
parent 94f06dc85c
commit 667d966410
4 changed files with 32 additions and 13 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/coreplex/FrontBus.scala
View File

@ -23,7 +23,8 @@ class FrontBus(params: FrontBusParams)(implicit p: Parameters) extends TLBusWrap
fromSyncPorts(params, buffers, name)
def fromSyncPorts(params: BufferParams = BufferParams.default, buffers: Int = 1, name: Option[String] = None): TLInwardNode = {
val (in, out) = bufferChain(buffers, params, name)
require(params == BufferParams.default, "Only BufferParams.default supported for FrontBus at this time.")
val (in, out) = bufferChain(buffers, name)
inwardNode :=* out
in
}

2
src/main/scala/coreplex/SystemBus.scala
View File

@ -38,7 +38,7 @@ class SystemBus(params: SystemBusParams)(implicit p: Parameters) extends TLBusWr
def toSplitSlaves: TLOutwardNode = outwardSplitNode
def toPeripheryBus(nBuffers: Int): TLOutwardNode = {
val (in, out) = bufferChain(nBuffers, name = Some("PeripheryBus"))
val (in, out) = bufferChain(nBuffers, name = Some("pbus"))
in := pbus_fixer.node
out
}