riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

axi4: add a minLatency parameter

Browse Source
This commit is contained in:
Wesley W. Terpstra committed 2017-01-24 18:11:00 -08:00
1 parent 46cdfc2b45
commit 64e1de751d
10 files changed
+32 -26
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/uncore/axi4/Parameters.scala
+3 -2
View File
@@ -29,8 +29,9 @@ case class AXI4SlaveParameters(
}
case class AXI4SlavePortParameters(
slaves: Seq[AXI4SlaveParameters],
beatBytes: Int)
slaves: Seq[AXI4SlaveParameters],
beatBytes: Int,
minLatency: Int = 1)
{
require (!slaves.isEmpty)
require (isPow2(beatBytes))