riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Print Verilator random seed when +verbose is passed

Browse Source
This commit is contained in:
Andrew Waterman 2016-10-04 22:27:28 -07:00
parent 67593fdf2d
commit 6472d4c245
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
csrc/emulator.cc
View File

@ -61,6 +61,9 @@ int main(int argc, char** argv)
print_cycles = true; print_cycles = true;
} }
if (verbose)
fprintf(stderr, "using random seed %u\n", random_seed);
srand(random_seed); srand(random_seed);
srand48(random_seed); srand48(random_seed);