riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink: don't pollute TLParamters with AtomicAutomata's implementation (#1111)

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-11-14 17:49:10 -08:00
committed by GitHub
parent 8b79f0394e
commit 61ef560c75
5 changed files with 19 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/tilelink/Xbar.scala
View File

@ -34,8 +34,6 @@ class TLXbar(policy: TLArbiter.Policy = TLArbiter.roundRobin)(implicit p: Parame
numClientPorts = 1 to 999,
numManagerPorts = 1 to 999,
clientFn = { seq =>
require (!seq.exists(_.unsafeAtomics) || seq.size == 1,
"An unsafe atomic port can not be combined with any other!")
seq(0).copy(
minLatency = seq.map(_.minLatency).min,
clients = (TLXbar.mapInputIds(seq) zip seq) flatMap { case (range, port) =>