riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink: don't pollute TLParamters with AtomicAutomata's implementation (#1111)

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-11-14 17:49:10 -08:00
committed by GitHub
parent 8b79f0394e
commit 61ef560c75
5 changed files with 19 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
src/main/scala/tilelink/Parameters.scala
View File

@ -67,6 +67,13 @@ case class TLManagerParameters(
c = regionType >= RegionType.UNCACHED,
a = supportsArithmetic && supportsLogical))
}
def findTreeViolation() = nodePath.find {
case _: MixedAdapterNode[_, _, _, _, _, _, _, _] => false
case _: SinkNode[_, _, _, _, _] => false
case node => node.inputs.size != 1
}
def isTree = findTreeViolation() == None
}
case class TLManagerPortParameters(
@ -170,6 +177,9 @@ case class TLManagerPortParameters(
def supportsPutFullFast (address: UInt, lgSize: UInt, range: Option[TransferSizes] = None) = supportHelper(false, _.supportsPutFull, address, lgSize, range)
def supportsPutPartialFast(address: UInt, lgSize: UInt, range: Option[TransferSizes] = None) = supportHelper(false, _.supportsPutPartial, address, lgSize, range)
def supportsHintFast (address: UInt, lgSize: UInt, range: Option[TransferSizes] = None) = supportHelper(false, _.supportsHint, address, lgSize, range)
def findTreeViolation() = managers.flatMap(_.findTreeViolation()).headOption
def isTree = !managers.exists(!_.isTree)
}
case class TLClientParameters(
@ -208,7 +218,6 @@ case class TLClientParameters(
case class TLClientPortParameters(
clients: Seq[TLClientParameters],
unsafeAtomics: Boolean = false,
minLatency: Int = 0) // Only applies to B=>C
{
require (!clients.isEmpty)