riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Fix deprecation warnings

Browse Source
This commit is contained in:
Andrew Waterman 2016-09-16 12:43:36 -07:00
parent a031686763
commit 6134384da4
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/uncore/tilelink2/Monitor.scala
View File

@ -406,7 +406,7 @@ object TLMonitor
val last_v = RegNext(irr.valid, Bool(false)) val last_v = RegNext(irr.valid, Bool(false))
val last_r = RegNext(irr.ready, Bool(false)) val last_r = RegNext(irr.ready, Bool(false))
val last_b = RegNext(irr.bits) val last_b = RegNext(irr.bits)
val bits_changed = irr.bits.toBits === last_b.toBits val bits_changed = irr.bits.asUInt === last_b.asUInt
when (last_v && !last_r) { when (last_v && !last_r) {
assert(irr.valid, s"${irr.bits.channelName} had contents that were revoked by the supplier (valid lowered)" + extra) assert(irr.valid, s"${irr.bits.channelName} had contents that were revoked by the supplier (valid lowered)" + extra)