riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Bugfix for probe flags in L2BroadcastHub

Browse Source 
Closes #25
This commit is contained in:
Henry Cook 2016-03-17 16:42:40 -07:00
parent 49d82864bf
commit 5f3d3a0b2d
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
uncore/src/main/scala/broadcast.scala
View File

@ -202,7 +202,9 @@ class BroadcastAcquireTracker(trackerId: Int)
val release_count = Reg(init=UInt(0, width = log2Up(io.inner.tlNCachingClients+1))) val release_count = Reg(init=UInt(0, width = log2Up(io.inner.tlNCachingClients+1)))
val pending_probes = Reg(init=Bits(0, width = io.inner.tlNCachingClients)) val pending_probes = Reg(init=Bits(0, width = io.inner.tlNCachingClients))
val curr_p_id = PriorityEncoder(pending_probes) val curr_p_id = PriorityEncoder(pending_probes)
val mask_self = coh.full().bitSet(io.inner.acquire.bits.client_id, io.inner.acquire.bits.requiresSelfProbe()) val mask_self = SInt(-1, width = io.inner.tlNCachingClients)
.toUInt
.bitSet(io.inner.acquire.bits.client_id, io.inner.acquire.bits.requiresSelfProbe())
val mask_incoherent = mask_self & ~io.incoherent.toBits val mask_incoherent = mask_self & ~io.incoherent.toBits
val collect_iacq_data = Reg(init=Bool(false)) val collect_iacq_data = Reg(init=Bool(false))