riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

When writing full words to ITIM, ECC errors are correctable (#1148)

Browse Source 
* When writing full words to ITIM, ECC errors are correctable

* Disable D$ tag reset state machine when using scratchpad
This commit is contained in:
Andrew Waterman
2017-12-07 16:00:26 -08:00
committed by GitHub
parent cfa819fc58
commit 5c204f98d5
2 changed files with 10 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/rocket/DCache.scala
View File

@ -699,7 +699,7 @@ class DCacheModule(outer: DCache) extends HellaCacheModule(outer) {
when (s2_correct) { pstore1_storegen_data := s2_data_word_corrected }
// flushes
val resetting = Reg(init=Bool(true))
val resetting = Reg(init=Bool(!usingDataScratchpad))
val flushed = Reg(init=Bool(true))
val flushing = Reg(init=Bool(false))
val flushCounter = Reg(init=UInt(nSets * (nWays-1), log2Ceil(nSets * nWays)))