riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2: assert-fail on something more user understandable

Browse Source
This commit is contained in:
Wesley W. Terpstra 2016-08-29 12:44:11 -07:00
parent dc1164a996
commit 594850eaae
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
uncore/src/main/scala/tilelink2/Nodes.scala
View File

@ -48,8 +48,8 @@ class TLBaseNode(
lazy val edgesOut = clientPorts.map { n => new TLEdgeOut(clientParams.get, n.managerParams.get) } lazy val edgesOut = clientPorts.map { n => new TLEdgeOut(clientParams.get, n.managerParams.get) }
lazy val edgesIn = managerPorts.map { n => new TLEdgeIn (n.clientParams.get, managerParams.get) } lazy val edgesIn = managerPorts.map { n => new TLEdgeIn (n.clientParams.get, managerParams.get) }
lazy val bundleOut = Vec(edgesOut.size, TLBundle(edgesOut.map(_.bundle).reduce(_.union(_)))) lazy val bundleOut = { require (!edgesOut.isEmpty); Vec(edgesOut.size, TLBundle(edgesOut.map(_.bundle).reduce(_.union(_)))) }
lazy val bundleIn = Vec(edgesIn .size, TLBundle(edgesIn .map(_.bundle).reduce(_.union(_)))).flip lazy val bundleIn = { require (!edgesIn .isEmpty); Vec(edgesIn .size, TLBundle(edgesIn .map(_.bundle).reduce(_.union(_)))).flip }
} }
class TLClientNode( class TLClientNode(