riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

AXI4SRAM: handy helper object

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-11-13 13:16:40 -08:00
parent 353ddffc11
commit 58a93e2100
1 changed files with 11 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
src/main/scala/amba/axi4/SRAM.scala
View File

@ -90,3 +90,14 @@ class AXI4RAM(
in.r.bits.last := Bool(true) in.r.bits.last := Bool(true)
} }
} }
object AXI4RAM
{
def apply(
address: AddressSet,
executable: Boolean = true,
beatBytes: Int = 4,
devName: Option[String] = None,
errors: Seq[AddressSet] = Nil)
(implicit p: Parameters) = LazyModule(new AXI4RAM(address, executable, beatBytes, devName, errors)).node
}