riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Temporarily use HTIF to push RTC value to cores

Browse Source
This commit is contained in:
Andrew Waterman
2015-07-05 16:19:39 -07:00
parent d7cb60e8fa
commit 55059632c4
2 changed files with 23 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
uncore/src/main/scala/uncore.scala
View File

@ -6,6 +6,7 @@ import Chisel._
case object NReleaseTransactors extends Field[Int]
case object NProbeTransactors extends Field[Int]
case object NAcquireTransactors extends Field[Int]
case object RTCPeriod extends Field[Int]
trait CoherenceAgentParameters extends UsesParameters {
val nReleaseTransactors = 1