riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2: statically optimize numBeats for simple managers

Browse Source
This commit is contained in:
Wesley W. Terpstra 2016-09-05 22:11:03 -07:00
parent 314d6ebd6f
commit 54ab14cd9d
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/uncore/tilelink2/Edges.scala
View File

@ -99,7 +99,7 @@ class TLEdge(
val hasData = this.hasData(bundle) val hasData = this.hasData(bundle)
val size = bundle.size() val size = bundle.size()
val cutoff = log2Ceil(manager.beatBytes) val cutoff = log2Ceil(manager.beatBytes)
val small = size <= UInt(cutoff) val small = if (manager.maxTransfer <= manager.beatBytes) Bool(true) else size <= UInt(cutoff)
val decode = UIntToOH(size, maxLgSize+1) >> cutoff val decode = UIntToOH(size, maxLgSize+1) >> cutoff
Mux(!hasData || small, UInt(1), decode) Mux(!hasData || small, UInt(1), decode)
} }