riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

groundtest: make it happy with TL2 addressing

Browse Source
This commit is contained in:
Wesley W. Terpstra
2016-10-27 19:55:40 -07:00
parent 9a26cb7ec7
commit 545154c1c3
3 changed files with 6 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/groundtest/Tile.scala
View File

@ -96,9 +96,9 @@ abstract class GroundTest(implicit val p: Parameters) extends Module
val io = new GroundTestIO
}
class GroundTestTile(implicit val p: Parameters) extends LazyTile with HasGroundTestParameters {
class GroundTestTile(implicit val p: Parameters) extends LazyTile {
val slave = None
lazy val module = new TileImp(this) {
lazy val module = new TileImp(this) with HasGroundTestParameters {
val io = new TileIO(bc) {
val success = Bool(OUTPUT)
}