riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Bump chisel3 and firrtl, add support for firrtl $ delimiter

Browse Source
This commit is contained in:
jackkoenig
2016-03-25 17:20:19 -07:00
committed by Howard Mao
parent 38649bd4c1
commit 5378f79b50
7 changed files with 85 additions and 74 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
vsim/Makefrag
View File

@ -46,7 +46,7 @@ VCS_OPTS = -notice -line +lint=all,noVCDE,noONGS,noUI -error=PCWM-L -timescale=1
$(sim_dir)/libdramsim.a \
+incdir+$(generated_dir) \
+define+CLOCK_PERIOD=0.5 $(sim_vsrcs) $(sim_csrcs) \
+define+PRINTF_COND=$(TB).verbose \
+define+PRINTF_COND="$(TB).verbose && !$(TB).reset" \
+libext+.v \
#--------------------------------------------------------------------