riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Merge pull request #757 from freechipsproject/isp-port

Browse Source 
Inter-System-Port
This commit is contained in:
Henry Cook
2017-06-15 13:07:19 -07:00
committed by GitHub
parent 2665a3eb2f b1917e7915
commit 5368ea60fe
9 changed files with 393 additions and 90 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/groundtest/Coreplex.scala
View File

@ -24,7 +24,7 @@ class GroundTestCoreplex(implicit p: Parameters) extends BaseCoreplex {
case TileId => i
case CacheBlockOffsetBits => log2Up(site(CacheBlockBytes))
case AmoAluOperandBits => site(XLen)
case SharedMemoryTLEdge => l1tol2.node.edgesIn(0)
case SharedMemoryTLEdge => tile_splitter.node.edgesIn(0)
case TLId => "L1toL2"
case TLKey("L1toL2") =>
TileLinkParameters(
@ -41,7 +41,7 @@ class GroundTestCoreplex(implicit p: Parameters) extends BaseCoreplex {
}
val fixer = LazyModule(new TLFIFOFixer)
l1tol2.node :=* fixer.node
tile_splitter.node :=* fixer.node
tiles.foreach { fixer.node :=* _.masterNode }
val cbusRAM = LazyModule(new TLRAM(AddressSet(testRamAddr, 0xffff), false, cbus_beatBytes))