riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

add more complicated memtests to travis

Browse Source
This commit is contained in:
Howard Mao 2016-03-31 18:42:14 -07:00
parent 4f06a5ff6b
commit 5337c7d22d
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
.travis.yml
View File

@ -46,7 +46,8 @@ env:
- CONFIG=RoccExampleConfig - CONFIG=RoccExampleConfig
- CONFIG=DualCoreConfig - CONFIG=DualCoreConfig
- CONFIG=MemtestConfig - CONFIG=MemtestConfig
- CONFIG=MemtestL2Config - CONFIG=FancyMemtestConfig
- CONFIG=MemoryMuxMemtestConfig
- CONFIG=BroadcastRegressionTestConfig - CONFIG=BroadcastRegressionTestConfig
- CONFIG=CacheRegressionTestConfig - CONFIG=CacheRegressionTestConfig
- CONFIG=UnitTestConfig - CONFIG=UnitTestConfig