riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Disable U-mode by default unless S-mode is present

Browse Source
This commit is contained in:
Andrew Waterman 2016-10-08 20:49:36 -07:00 committed by Yunsup Lee
parent 7f429e8799
commit 53360f4c2c
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/coreplex/Configs.scala
View File

@ -85,7 +85,7 @@ class BaseCoreplexConfig extends Config (
case FetchWidth => if (site(UseCompressed)) 2 else 1 case FetchWidth => if (site(UseCompressed)) 2 else 1
case RetireWidth => 1 case RetireWidth => 1
case UseVM => true case UseVM => true
case UseUser => true case UseUser => false
case UseDebug => true case UseDebug => true
case NBreakpoints => 1 case NBreakpoints => 1
case NPerfCounters => 0 case NPerfCounters => 0
@ -288,7 +288,6 @@ class WithSmallCores extends Config (
case MulDivKey => Some(MulDivConfig()) case MulDivKey => Some(MulDivConfig())
case FPUKey => None case FPUKey => None
case UseVM => false case UseVM => false
case UseUser => false
case NTLBEntries => 4 case NTLBEntries => 4
case BtbKey => BtbParameters(nEntries = 0) case BtbKey => BtbParameters(nEntries = 0)
case NAcquireTransactors => 2 case NAcquireTransactors => 2