riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

allow chisel to elaborate Modules outside of the ReferenceChip package

Browse Source
This commit is contained in:
Yunsup Lee 2014-02-05 03:29:23 -08:00
parent dbeadba2dc
commit 5128298e8a
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
project/build.scala
View File

@ -47,7 +47,7 @@ object BuildSettings extends Build {
val chiselMainObject = chiselMainClass.getDeclaredFields.head.get(null) val chiselMainObject = chiselMainClass.getDeclaredFields.head.get(null)
val chiselMain = chiselMainClass.getMethod("run", classOf[Array[String]], classOf[Function0[_]]) val chiselMain = chiselMainClass.getMethod("run", classOf[Array[String]], classOf[Function0[_]])
val chiselArgs = args.drop(numArgs) val chiselArgs = args.drop(numArgs)
val component = classLoader.loadClass(packageName+"."+componentName) val component = classLoader.loadClass((if (!componentName.contains('.')) packageName+"." else "")+componentName)
val generator = () => component.newInstance() val generator = () => component.newInstance()
chiselMain.invoke(chiselMainObject, Array(chiselArgs.toArray, generator):_*) chiselMain.invoke(chiselMainObject, Array(chiselArgs.toArray, generator):_*)
} }