riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

add 2 and 4 memory channel configs

Browse Source
This commit is contained in:
Yunsup Lee 2015-10-31 00:00:09 -07:00 committed by Howard Mao
parent 0d245741bc
commit 51116e0674
1 changed files with 11 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
src/main/scala/Configs.scala
View File

@ -189,6 +189,17 @@ class With2Banks extends Config(knobValues = { case "NBANKS" => 2 })
class With4Banks extends Config(knobValues = { case "NBANKS" => 4 }) class With4Banks extends Config(knobValues = { case "NBANKS" => 4 })
class With8Banks extends Config(knobValues = { case "NBANKS" => 8 }) class With8Banks extends Config(knobValues = { case "NBANKS" => 8 })
class With2MemoryChannels extends Config(
(pname,site,here) => pname match {
case NMemoryChannels => Dump("N_MEM_CHANNELS", 2)
}
)
class With4MemoryChannels extends Config(
(pname,site,here) => pname match {
case NMemoryChannels => Dump("N_MEM_CHANNELS", 4)
}
)
class WithL2Cache extends Config( class WithL2Cache extends Config(
(pname,site,here) => pname match { (pname,site,here) => pname match {
case "L2_CAPACITY_IN_KB" => Knob("L2_CAPACITY_IN_KB") case "L2_CAPACITY_IN_KB" => Knob("L2_CAPACITY_IN_KB")