riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2: annotate which test generates RAMModel output

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-04-13 11:51:10 -07:00
parent 0b65fe9532
commit 4f0ae1eab7
9 changed files with 14 additions and 14 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/uncore/tilelink2/WidthWidget.scala
View File

@ -176,7 +176,7 @@ import unittest._
class TLRAMWidthWidget(first: Int, second: Int)(implicit p: Parameters) extends LazyModule {
val fuzz = LazyModule(new TLFuzzer(5000))
val model = LazyModule(new TLRAMModel)
val model = LazyModule(new TLRAMModel("WidthWidget"))
val ram = LazyModule(new TLRAM(AddressSet(0x0, 0x3ff)))
model.node := fuzz.node