riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Provide option to support AMOs only on I/O, not DTIM/D$

Browse Source
This commit is contained in:
Andrew Waterman
2017-11-09 17:25:10 -08:00
parent efdb418559
commit 4ebca73d59
5 changed files with 11 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/rocket/ScratchpadSlavePort.scala
View File

@ -100,7 +100,7 @@ trait CanHaveScratchpad extends HasHellaCache with HasICacheFrontend {
val cacheBlockBytes = p(CacheBlockBytes)
val scratch = tileParams.dcache.flatMap { d => d.scratch.map(s =>
LazyModule(new ScratchpadSlavePort(AddressSet(s, d.dataScratchpadBytes-1), xBytes, tileParams.core.useAtomics)))
LazyModule(new ScratchpadSlavePort(AddressSet(s, d.dataScratchpadBytes-1), xBytes, tileParams.core.useAtomics && !tileParams.core.useAtomicsOnlyForIO)))
}
val intOutputNode = tileParams.core.tileControlAddr.map(dummy => IntIdentityNode())