riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

add cloneType to RegisterWriteIO and RegisterReadIO (#874)

Browse Source
This commit is contained in:
Howard Mao 2017-07-18 18:52:31 -07:00 committed by Wesley W. Terpstra
parent 8d793daf9c
commit 4d784ad693
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/regmapper/RegisterCrossing.scala
View File

@ -52,6 +52,8 @@ class RegisterCrossingAssertion extends Module {
class RegisterWriteIO[T <: Data](gen: T) extends Bundle {
val request = Decoupled(gen).flip
val response = Irrevocable(Bool()) // ignore .bits
override def cloneType = new RegisterWriteIO(gen).asInstanceOf[this.type]
}
// To turn off=>on a domain:
@ -126,6 +128,8 @@ class RegisterWriteCrossing[T <: Data](gen: T, sync: Int = 3) extends Module {
class RegisterReadIO[T <: Data](gen: T) extends Bundle {
val request = Decoupled(Bool()).flip // ignore .bits
val response = Irrevocable(gen)
override def cloneType = new RegisterReadIO(gen).asInstanceOf[this.type]
}
class RegisterReadCrossingIO[T <: Data](gen: T) extends Bundle {