riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2 ToAXI4: use helper method for a_last (#418)

Browse Source
This commit is contained in:
Wesley W. Terpstra 2016-10-25 10:16:42 -07:00 committed by GitHub
parent 7dc97674d6
commit 4d50733548
1 changed files with 1 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
src/main/scala/uncore/tilelink2/ToAXI4.scala
View File

@ -83,14 +83,7 @@ class TLToAXI4(idBits: Int, combinational: Boolean = true) extends LazyModule
val a_sink = edgeIn.manager.findIdStartFast(a_address) val a_sink = edgeIn.manager.findIdStartFast(a_address)
val a_size = edgeIn.size(in.a.bits) val a_size = edgeIn.size(in.a.bits)
val a_isPut = edgeIn.hasData(in.a.bits) val a_isPut = edgeIn.hasData(in.a.bits)
val (_, a_last, _) = edgeIn.firstlast(in.a)
val a_counter = RegInit(UInt(0, width = log2Up(edgeIn.maxTransfer)))
val a_beats1 = edgeIn.numBeats1(in.a.bits)
val a_first = a_counter === UInt(0)
val a_last = a_counter === UInt(1) || a_beats1 === UInt(0)
when (in.a.fire()) {
a_counter := Mux(a_first, a_beats1, a_counter - UInt(1))
}
// Make sure the fields are within the bounds we assumed // Make sure the fields are within the bounds we assumed
assert (a_source < UInt(1 << sourceBits)) assert (a_source < UInt(1 << sourceBits))