riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

RANDOMIZE_MEM_INIT vlsi_mem_gen (#572)

Browse Source
This commit is contained in:
Henry Cook 2017-03-07 01:56:15 -08:00 committed by Wesley W. Terpstra
parent d0ae087587
commit 4af437fdab
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vsim/vlsi_mem_gen
View File

@ -117,7 +117,7 @@ def gen_mem(name, width, depth, mask_gran, mask_seg, ports):
combinational.append(' ram[latch_%saddr] <= latch_%sdata;' % (prefix, prefix)) combinational.append(' ram[latch_%saddr] <= latch_%sdata;' % (prefix, prefix))
decl.append('reg [%d:0] ram [%d:0];' % (width-1, depth-1)) decl.append('reg [%d:0] ram [%d:0];' % (width-1, depth-1))
decl.append('`ifdef RANDOMIZE') decl.append('`ifdef RANDOMIZE_MEM_INIT')
decl.append(' integer initvar;') decl.append(' integer initvar;')
decl.append(' initial begin') decl.append(' initial begin')
decl.append(' #0.002 begin end') decl.append(' #0.002 begin end')