riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2: add a rightOR to go with our leftOR

Browse Source
This commit is contained in:
Wesley W. Terpstra
2016-10-11 10:29:31 -07:00
parent b2a5d18e37
commit 4a975ca380
3 changed files with 12 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/uncore/tilelink2/Fuzzer.scala
View File

@ -17,7 +17,7 @@ class IDMapGenerator(numIds: Int) extends Module {
io.free.ready := Bool(true)
assert (!io.free.valid || !bitmap(io.free.bits)) // No double freeing
val select = ~(highOR(bitmap) << 1) & bitmap
val select = ~(leftOR(bitmap) << 1) & bitmap
io.alloc.bits := OHToUInt(select)
io.alloc.valid := bitmap.orR()