riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

connect testharness components via member functions (#236)

Browse Source 
to prevent code duplication for new testbenches
This commit is contained in:
Yunsup Lee
2016-09-01 18:38:39 -07:00
committed by Andrew Waterman
parent 08089f695d
commit 4a7972be31
6 changed files with 51 additions and 52 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
src/main/scala/junctions/jtag.scala
View File

@ -2,8 +2,7 @@ package junctions
import Chisel._
import cde.{Parameters}
class JtagIO(drvTdo : Boolean = false) extends Bundle {
class JTAGIO(drvTdo: Boolean = false) extends Bundle {
val TCK = Clock(OUTPUT)
val TMS = Bool(OUTPUT)
val TDI = Bool(OUTPUT)
@ -11,6 +10,5 @@ class JtagIO(drvTdo : Boolean = false) extends Bundle {
val TRST = Bool(OUTPUT)
val DRV_TDO = if (drvTdo) Some(Bool(INPUT)) else None
override def cloneType = new JtagIO(drvTdo).asInstanceOf[this.type]
override def cloneType = new JTAGIO(drvTdo).asInstanceOf[this.type]
}