riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

coreplex: reattach clint interrupt

Browse Source
This commit is contained in:
Wesley W. Terpstra 2016-10-29 12:39:37 -07:00
parent a12fea51e8
commit 4a0b29850c
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/coreplex/BaseCoreplex.scala
View File

@ -216,6 +216,7 @@ trait CoreplexRISCVModule {
for ((tile, i) <- (uncoreTileIOs zipWithIndex)) { for ((tile, i) <- (uncoreTileIOs zipWithIndex)) {
tile.hartid := UInt(i) tile.hartid := UInt(i)
tile.resetVector := io.resetVector tile.resetVector := io.resetVector
tile.interrupts := outer.clint.module.io.tiles(i)
tile.interrupts.debug := outer.debug.module.io.debugInterrupts(i) tile.interrupts.debug := outer.debug.module.io.debugInterrupts(i)
tile.interrupts.meip := outer.tileIntNodes(i).bundleOut(0)(0) tile.interrupts.meip := outer.tileIntNodes(i).bundleOut(0)(0)
tile.interrupts.seip.foreach(_ := outer.tileIntNodes(i).bundleOut(0)(1)) tile.interrupts.seip.foreach(_ := outer.tileIntNodes(i).bundleOut(0)(1))