riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

rocket: dontTouch HellaCache.io.cpu.resp

Browse Source
This commit is contained in:
Henry Cook 2018-01-05 12:50:24 -08:00
parent 847efde385
commit 4853d1355f
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/rocket/HellaCache.scala
View File

@ -4,6 +4,7 @@
package freechips.rocketchip.rocket package freechips.rocketchip.rocket
import Chisel._ import Chisel._
import chisel3.experimental.dontTouch
import freechips.rocketchip.config.{Parameters, Field} import freechips.rocketchip.config.{Parameters, Field}
import freechips.rocketchip.coreplex._ import freechips.rocketchip.coreplex._
import freechips.rocketchip.diplomacy._ import freechips.rocketchip.diplomacy._
@ -184,6 +185,7 @@ class HellaCacheModule(outer: HellaCache) extends LazyModuleImp(outer)
implicit val edge = outer.node.edges.out(0) implicit val edge = outer.node.edges.out(0)
val (tl_out, _) = outer.node.out(0) val (tl_out, _) = outer.node.out(0)
val io = IO(new HellaCacheBundle(outer)) val io = IO(new HellaCacheBundle(outer))
dontTouch(io.cpu.resp) // Users like to monitor these fields even if the core ignores some signals
private val fifoManagers = edge.manager.managers.filter(TLFIFOFixer.allUncacheable) private val fifoManagers = edge.manager.managers.filter(TLFIFOFixer.allUncacheable)
fifoManagers.foreach { m => fifoManagers.foreach { m =>