riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Revert "Merge pull request #1027 from freechipsproject/dont-touch-hartid"

Browse Source 
This reverts commit 5232a29d7d, reversing
changes made to a2dc13669a.
This commit is contained in:
Henry Cook
2017-10-05 00:26:44 -07:00
parent 5a84564203
commit 45581e60f0
5 changed files with 3 additions and 25 deletions
Download Patch File Download Diff File Expand all files Collapse all files

16
src/main/scala/util/Misc.scala
View File

@ -4,7 +4,6 @@
package freechips.rocketchip.util
import Chisel._
import chisel3.experimental.{dontTouch, RawModule}
import freechips.rocketchip.config.Parameters
import scala.math._
@ -22,21 +21,6 @@ class ParameterizedBundle(implicit p: Parameters) extends Bundle {
}
}
// TODO: replace this with an implicit class when @chisel unprotects dontTouchPorts
trait DontTouch {
self: RawModule =>
/** Marks every port as don't touch
*
* @note This method can only be called after the Module has been fully constructed
* (after Module(...))
*/
def dontTouchPorts(): this.type = {
self.getModulePorts.foreach(dontTouch(_))
self
}
}
trait Clocked extends Bundle {
val clock = Clock()
val reset = Bool()