riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

Write instruction to badaddr on illegal instruction traps

Browse Source
This commit is contained in:
Andrew Waterman authored and Andrew Waterman committed 2017-03-28 00:56:14 -07:00
1 parent ed38787c36
commit 4215f480ef
2 files changed
+17 -7
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/rocket/CSR.scala
+2 -3
View File
@@ -498,11 +498,10 @@ class CSRFile(perfEventSets: EventSets = new EventSets(Seq()))(implicit p: Param
when (exception) {
val epc = ~(~io.pc | (coreInstBytes-1))
val write_badaddr = cause isOneOf (Causes.breakpoint,
val write_badaddr = cause isOneOf (Causes.illegal_instruction, Causes.breakpoint,
Causes.misaligned_load, Causes.misaligned_store, Causes.misaligned_fetch,
Causes.load_access, Causes.store_access, Causes.fetch_access,
Causes.load_page_fault, Causes.store_page_fault, Causes.fetch_page_fault
)
Causes.load_page_fault, Causes.store_page_fault, Causes.fetch_page_fault)
when (trapToDebug) {
reg_debug := true