riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

rocketchip Periphery: ExtMem and ExtBus Configs

Browse Source
This commit is contained in:
Henry Cook
2016-11-16 16:16:08 -08:00
parent 1f51564577
commit 408e78e35e
7 changed files with 18 additions and 18 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/groundtest/Configs.scala
View File

@ -93,7 +93,7 @@ class WithGroundTest extends Config(
case BuildExampleTop =>
(p: Parameters) => LazyModule(new ExampleTopWithTestRAM(new GroundTestCoreplex()(_))(p))
case FPUKey => None
case UseAtomics => true
case UseAtomics => false
case UseCompressed => false
case _ => throw new CDEMatchError
})
@ -137,7 +137,7 @@ class WithMemtest extends Config(
}
case GeneratorKey => TrafficGeneratorParameters(
maxRequests = 128,
startAddress = site(GlobalAddrMap)("mem").start)
startAddress = BigInt(site(ExtMemBase)))
case BuildGroundTest =>
(p: Parameters) => Module(new GeneratorTest()(p))
case _ => throw new CDEMatchError