riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

rational: adjust comments and add a case for N:M

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-05-14 15:11:29 -07:00
parent 2119df5a60
commit 3e2b477c0a
2 changed files with 28 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
src/main/scala/uncore/tilelink2/RationalCrossing.scala
View File

@ -212,10 +212,13 @@ class TLRAMRationalCrossing(implicit p: Parameters) extends LazyModule {
// Generate slower clock
val slow = Module(new util.Pow2ClockDivider(2))
sym_slow_source.module.clock := slow.io.clock_out
sym_slow_sink .module.clock := slow.io.clock_out
fix_slow_source.module.clock := slow.io.clock_out
fix_slow_sink .module.clock := slow.io.clock_out
val odd = Module(new util.ClockDivider3)
odd.io.clk_in := clock
sym_slow_source.module.clock := odd.io.clk_out
sym_slow_sink .module.clock := odd.io.clk_out
}
}