riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

travis: build verilator and toolchain as part of install

Browse Source
This commit is contained in:
Wesley W. Terpstra 2016-11-21 17:37:14 -08:00
parent ea3ec89676
commit 3d1a7bd6d3
3 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
.travis.yml
View File

@ -46,6 +46,9 @@ branches:
- boom - boom
- /^hurricane.*$/ - /^hurricane.*$/
install:
- make tools verilator -C regression SUITE=none
before_install: before_install:
- export CXX=g++-4.8 CC=gcc-4.8 - export CXX=g++-4.8 CC=gcc-4.8

2
emulator/Makefrag-verilator
View File

@ -46,6 +46,8 @@ verilator/verilator-$(VERILATOR_VERSION).tar.gz:
mkdir -p $(dir $@) mkdir -p $(dir $@)
wget http://www.veripool.org/ftp/verilator-$(VERILATOR_VERSION).tgz -O $@ wget http://www.veripool.org/ftp/verilator-$(VERILATOR_VERSION).tgz -O $@
verilator: $(INSTALLED_VERILATOR)
# Run Verilator to produce a fast binary to emulate this circuit. # Run Verilator to produce a fast binary to emulate this circuit.
VERILATOR := $(INSTALLED_VERILATOR) --cc --exe VERILATOR := $(INSTALLED_VERILATOR) --cc --exe
VERILATOR_FLAGS := --top-module $(MODEL) \ VERILATOR_FLAGS := --top-module $(MODEL) \

2
regression/Makefile
View File

@ -78,6 +78,8 @@ endif
# commandline a bit cleaner. # commandline a bit cleaner.
submodules: stamps/other-submodules.stamp submodules: stamps/other-submodules.stamp
tools: $(RISCV)/install.stamp tools: $(RISCV)/install.stamp
verilator:
$(MAKE) RISCV=$(RISCV) -C $(abspath $(TOP)/emulator) verilator
EMU_DEBUG_STAMPS=$(foreach config,$(CONFIGS),stamps/$(config)/emulator-debug.stamp) EMU_DEBUG_STAMPS=$(foreach config,$(CONFIGS),stamps/$(config)/emulator-debug.stamp)
EMU_NDEBUG_STAMPS=$(foreach config,$(CONFIGS),stamps/$(config)/emulator-ndebug.stamp) EMU_NDEBUG_STAMPS=$(foreach config,$(CONFIGS),stamps/$(config)/emulator-ndebug.stamp)