riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

rocketchip: add pbus width and AMO With classes (#357)

Browse Source
This commit is contained in:
Wesley W. Terpstra 2016-09-27 15:52:13 -07:00 committed by Henry Cook
parent eaea138d0d
commit 3926cb936b
1 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/main/scala/rocketchip/Configs.scala
View File

@ -195,3 +195,15 @@ class WithJtagDTM extends Config (
case _ => throw new CDEMatchError case _ => throw new CDEMatchError
} }
) )
class WithNoPeripheryArithAMO extends Config (
(pname, site, here) => pname match {
case PeripheryBusKey => PeripheryBusConfig(arithAMO = false, beatBytes = 4)
}
)
class With64BitPeriphery extends Config (
(pname, site, here) => pname match {
case PeripheryBusKey => PeripheryBusConfig(arithAMO = true, beatBytes = 8)
}
)