riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

coreplex: move CacheCork in front of SBus

Browse Source 
Continue to not allow caches to cache ROMs.
Update TinyConfig and WithStatelessBridge.
This commit is contained in:
Henry Cook
2017-10-10 16:24:32 -07:00
parent 8f5f80f958
commit 37406706b4
4 changed files with 33 additions and 34 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/system/Configs.scala
View File

@ -66,7 +66,7 @@ class DualCoreConfig extends Config(
class TinyConfig extends Config(
new WithNMemoryChannels(0) ++
new WithStatelessBridge ++
new WithNTinyCores(1) ++
new With1TinyCore ++
new BaseConfig)
class DefaultFPGAConfig extends Config(new BaseConfig)