riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

RAMModel: add a convenience object

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-11-13 13:12:32 -08:00
parent 7cfb69e2d5
commit 353ddffc11
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/tilelink/RAMModel.scala
View File

@ -333,6 +333,9 @@ class TLRAMModel(log: String = "", ignoreErrorData: Boolean = false)(implicit p:
object TLRAMModel
{
def apply(log: String = "", ignoreErrorData: Boolean = false)(implicit p: Parameters) =
LazyModule(new TLRAMModel(log, ignoreErrorData)).node
case class MonitorParameters(addressBits: Int, sizeBits: Int)
class ByteMonitor(params: MonitorParameters) extends GenericParameterizedBundle(params) {